Udemy – Introduction to Physical Memory Protection (PMP) in RISC-V 2024-6

The first part introduces the components of a processor, physical memory address, virtual memory address and memory hierarchy in relation to the physical memory protection unit.

The second part examines the need for the PMP unit in the processor, as well as user categories and memory area characteristics.

After the basic discussions in Sections 1 and 2, Section 3 examines the rules or limitations of RISC-V’s privileged specification to accommodate PMP. It also discusses PMP configuration and PMP address CSRs and its structure.

The fourth section is the main section, which examines memory addressing modes, memory region encoding, and most importantly, describes these in detail using an example PMP configuration of an E31 RISC-V processor. This section discusses the configuration of naturally aligned power-of-two (NAPOT) and over-the-range (TOR) size memory areas along with memory area size coding.

A fifth section on the assembly code to configure the PMP and see what happens if the user’s access to the set of permissions set in the PMP is violated has not yet been added and is in progress.

What you will learn in the Introduction to Physical Memory Protection (PMP) in RISC-V course:

• What is the need to protect physical memory?
• What are machine memory protection CSRs and their initialization value?
• What are the different address matching modes supported?
• How to lock and control memory access using PMP?

This course is suitable for people who:

• Embedded developers and programmers are well suited to learn about physical memory protection in the RISC-V architecture.

Installation guide

After Extract, view with your favorite Player.

Subtitle: None

Quality: 720p